

40V N-Channel Power MOSFET

BV_{DSS}	40V	R_{DS(ON)_MAX}	0.61mΩ
I_{D_MAX}	542A	Q_{g_TYP}	140nC

Feature

- Maximum R_{DS(ON)} < 0.61mΩ at V_{GS} = 10V
- Maximum R_{DS(ON)} < 0.76mΩ at V_{GS} = 7V
- N channel MOSFET - Standard Level
- Excellent FoM (R_{DS(on)} × Qg)
- 175°C operating temperature
- 100% Avalanche & Rg tested
- Package with Side Wettable Flanks (SWF) for automated optical solder inspection (AOI)
- AEC-Q101 qualified and PPAP capable
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard


Mechanical Data

- Case : Advanced DFN5060SW-8L Package (Patented)
- Terminals : Solderable per MIL-STD-750, Method 2026
- Approx. Weight : 0.1056 gram

Application

- DC-DC Converters
- Motor Drivers
- Automotive Applications

DFN5060SW-8L



Top side view

Absolute Maximum Ratings (T_J=25°C unless otherwise specified)

PARAMETER		SYMBOL	VALUE	UNIT
Drain-Source Voltage		V _{DS}	40	V
Gate-Source Voltage		V _{GS}	±20	
Continuous Drain Current ⁽¹⁾	T _C =25°C	I _D	542	A
	T _C =75°C		443	
	T _C =100°C		383	
Pulsed Drain Current	T _C =25°C, t _p ≤100us	I _{DM}	2863	
Power Dissipation	T _C =25°C	P _D	341	W
	T _C =75°C		227	
	T _C =100°C		170	

PARAMETER		SYMBOL	VALUE	UNIT
Continuous Drain Current ⁽¹⁾	T _A =25°C	I _D	65.7	A
	T _A =75°C		53.6	
	T _A =100°C		46.4	
Power Dissipation	T _A =25°C	P _D	5	W
	T _A =75°C		3.3	
	T _A =100°C		2.5	
Body Diode Continuous Current ⁽¹⁾	T _C =25°C	I _S	324	A
Body Diode Pulse Current	T _C =25°C, t _P ≤100us	I _{SM}	2863	
Single Pulse Avalanche Current ⁽²⁾		I _{AS}	80	
Single Pulse Avalanche Energy	I _{AS} =40A, limited by T _{J_MAX}	E _{AS}	2377	mJ
Operating Junction and Storage Temperature Range		T _J , T _{STG}	-55~175	°C

Thermal Characteristics

PARAMETER		SYMBOL	VALUE	UNIT
Thermal Resistance	Junction to Ambient ⁽³⁾	R _{θJA}	30	°C/W
	Junction to Case	R _{θJC}	0.44	
	Junction to Case _(TOP)	R _{θJC_top}	13	

Notes :

- (1). The maximum continuous current of chip capability is calculated by maximum junction temperature and thermal resistance, and it will vary depending on the application and environment.
- (2). L=0.1mH, 100% test in production.
- (3). Surface mounted on 4 layers (2s2p) FR4 PCB defined in accordance with JESD51-5/ JESD51-7.

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Static Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =1mA	40	—	—	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250μA	2.2	2.7	3.2	
Drain-Source ON Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =50A	—	0.47	0.61	mΩ
		V _{GS} =7V, I _D =25A	—	0.58	0.76	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V, V _{GS} =0V	—	—	1	μA
		V _{DS} =40V, V _{GS} =0V, T _J =125°C ⁽⁴⁾	—	—	100	
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	—	—	±100	nA
Gate Resistance	R _g	f =1MHz	—	1.9	—	Ω
Transfer characteristics ⁽⁴⁾	g _{fs}	V _{DS} =5V, I _D =50A	—	200	—	S
Dynamic Characteristics ⁽⁴⁾						
Input Capacitance	C _{iSS}	V _{DS} =20V, V _{GS} =0V, f=1MHz	—	9850	12805	pF
Output Capacitance	C _{oSS}		—	2750	3575	
Reverse Transfer Capacitance	C _{rSS}		—	190	285	
Output Charge	Q _{oSS}	V _{DD} =20V, V _{GS} =0V	—	100	—	nC
Total Gate Charge	Q _g	V _{DD} =20V, I _D =50A, V _{GS} =0~10V	—	140	182	
Gate-Source Charge	Q _{gs}		—	40	52	
Gate-Drain Charge	Q _{gd}		—	21	32	
Threshold Gate Charge	Q _{g(th)}		—	26	—	
Switching Charge	Q _{sw}		—	35	—	
Gate Plateau Voltage	V _{plateau}		—	4.1	—	V
Total Gate Charge, sync. FET	Q _{g(sync)}	V _{DD} =0.1V, I _D =50A, V _{GS} =0~10V	—	119	—	nC
Turn-On Delay Time	t _{d(on)}	V _{DD} =20V, V _{GS} =10V, I _D =50A, R _G =3Ω	—	20	—	ns
Rise Time	t _r		—	15	—	
Turn-Off Delay Time	t _{d(off)}		—	90	—	
Fall Time	t _f		—	40	—	
Body Diode						
Diode Forward Voltage	V _{SD}	I _S =50A, V _{GS} =0V	—	0.8	0.96	V
Reverse Recovery Charge ⁽⁴⁾	Q _{rr}	I _S =50A, di/dt=100A/μs	—	55	—	nC
Reverse Recovery Time ⁽⁴⁾	T _{rr}		—	45	—	ns

Notes :

(4). Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTIC CURVES




Fig.1 Output Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current




Fig.4 On-Resistance vs. Junction temperature




Fig.5 On-Resistance vs. Gate Voltage




Fig.6 Body Diode Characteristics

TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage vs. Junction Temperature




Fig.9 Threshold Voltage vs. Junction Temperature




Fig.10 Capacitance vs. Drain-Source Voltage




Fig.11 Power Dissipation vs. Case Temperature




Fig.12 Drain Current vs. Case Temperature

TYPICAL CHARACTERISTIC CURVES




Fig.13 Avalanche characteristics




Fig.14 Avalanche Energy




Fig.15 Power Dissipation vs. Pulse Width




Fig.16 Body Diode Reverse Recovery characteristics




Fig.17 Maximum Safe Operating Area




Fig.18 Normalized Thermal Impedance

TEST CIRCUITS AND WAVEFORMS




Fig.19 Switching Time Test Circuit




Fig.20 Switching Time Waveform




Fig.21 Gate Charge Test Circuit




Fig.22 Gate Charge Waveform




Fig.23 Avalanche Test Circuit





Fig.24 Avalanche Waveform

Product and Packing Information

Part No.	Package Type	Packing Type	Marking
PSMWF005N04NS3-AU	DFN5060SW-8L	3K pcs / 13" reel	005N04NS

Packaging & Layout Information



Marking Diagram

PJ 005N04NS YWLL x	Y = Year Code
	W = Week Code (A~Z)
	LL = Lot Code (00~99)
	x = Production Line Code

Disclaimer

- Reproducing and modifying information of the document is prohibited without permission from PANJIT International Inc..
- PANJIT International Inc. reserves the rights to make changes of the content herein the document follow PCN procedure. Please refer to our website for the latest document.
- PANJIT International Inc. disclaims any and all liability arising out of the application or use of any product including damages incidentally and consequentially occurred.
- PANJIT International Inc. does not assume any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.
- Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. PANJIT International Inc. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
- The products shown herein are not designed or authorized for equipment relating to human life, life-saving or life-sustaining applications, such as medical instruments and aerospace machinery, or for other applications intended to cause personal injury. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify PANJIT International Inc. for any damages resulting from such improper use or sale. For additional terms and conditions regarding the use of PANJIT products, please refer to the Terms of Use available on the PANJIT website.
- Since PANJIT uses lot number as the tracking base, please provide the lot number for tracking when complaining.