

PJQ5540VC-AU

40V N-Channel Enhancement Mode MOSFET

Voltage

40 V

Current

246 A


Features

- $R_{DS(ON)}$, $V_{GS}@10V$, $I_D@20A < 1.38m\Omega$
- $R_{DS(ON)}$, $V_{GS}@7V$, $I_D@20A < 1.69m\Omega$
- Excellent FOM
- Standard Level Drive
- AEC-Q101 qualified
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

Mechanical Data

- Case : DFN5060X-8L Package
- Terminals : Solderable per MIL-STD-750, Method 2026
- Approx. Weight : 0.087 grams

DFN5060X-8L



Maximum Ratings and Thermal Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

PARAMETER		SYMBOL	LIMIT	UNITS
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current ^(Note 3)	$T_C=25^\circ\text{C}$	I_D	246	A
	$T_C=100^\circ\text{C}$		174	
Pulsed Drain Current ^(Note 1)	$T_C=25^\circ\text{C}$	I_{DM}	735	
Power Dissipation	$T_C=25^\circ\text{C}$	P_D	167	W
	$T_C=100^\circ\text{C}$		83	
Continuous Drain Current ^(Note 4)	$T_A=25^\circ\text{C}$	I_D	34	A
	$T_A=70^\circ\text{C}$		29	
Power Dissipation	$T_A=25^\circ\text{C}$	P_D	3.3	W
	$T_A=70^\circ\text{C}$		2.3	
Single Pulse Avalanche Current ^(Note 5)		I_{AS}	32	A
Single Pulse Avalanche Energy ^(Note 5)		E_{AS}	265	mJ
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55~175	$^\circ\text{C}$
Thermal Resistance ^(Note 4)	Junction to Case	$R_{\theta JC}$	0.9	$^\circ\text{C/W}$
	Junction to Ambient	$R_{\theta JA}$	45	

PJQ5540VC-AU

Electrical Characteristics (T_A=25°C unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	40	-	-	V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =50uA	2	2.8	3.5	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =20A	-	1.1	1.38	mΩ
		V _{GS} =7V, I _D =20A	-	1.3	1.69	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V, V _{GS} =0V	-	-	1	uA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Dynamic (Note 6)						
Total Gate Charge	Q _g	V _{DS} =32V, I _D =20A, V _{GS} =10V	-	63	82	nC
Gate-Source Charge	Q _{gs}		-	19	-	
Gate-Drain Charge	Q _{gd}		-	11	-	
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1MHz	-	4691	6098	pF
Output Capacitance	C _{oss}		-	979	1371	
Reverse Transfer Capacitance	C _{rss}		-	80	140	
Gate resistance	R _g	f=1MHz	-	0.8	-	Ω
Turn-On Delay Time	t _{d(on)}	V _{DS} =32V, I _D =20A, V _{GS} =10V, R _G =3Ω (Note 2)	-	30	-	ns
Turn-On Rise Time	t _r		-	34	-	
Turn-Off Delay Time	t _{d(off)}		-	55	-	
Turn-Off Fall Time	t _f		-	17	-	
Drain-Source Diode						
Diode Forward Current	I _S	T _C =25°C	-	-	246	A
Pulsed Diode Forward Current	I _{SM}		-	-	735	
Diode Forward Voltage	V _{SD}	I _S =20A, V _{GS} =0V	-	0.75	1.3	V
Reverse Recovery Time	T _{rr}	V _{DD} =20V, V _{GS} =0V	-	50	-	ns
Reverse Recovery Charge	Q _{rr}	I _S =20A, dI _S /dt=100A/us	-	54	-	nC

NOTES :

1. Pulse width ≤ 100us, Duty cycle ≤ 2%.
2. Essentially independent of operating temperature typical characteristics.
3. Chip capability with an R_{θJC}=0.9°C/W, Package limited 120A.
4. R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch² with 2oz. square pad of copper.
5. E_{AS} is calculated based on the condition of L=1mH, I_{AS}=23A, V_{DD}=30V, V_{GS}=10V. 100% test at L=0.5mH, I_{AS}=32A in production.
6. Guaranteed by design, not subject to production testing.

PJQ5540VC-AU

TYPICAL CHARACTERISTIC CURVES




Fig.1 On-Region Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current




Fig.4 On-Resistance vs. Junction temperature




Fig.5 On-Resistance Variation with V_{GS}




Fig.6 Source-Drain Diode Forward Voltage

PJQ5540VC-AU

TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage Variation vs. Temperature




Fig.9 Threshold Voltage Variation with Temperature




Fig.10 Capacitance vs. Drain-Source Voltage




Fig.11 Maximum Safe Operating Area






Fig.12 Normalized Transient Thermal Impedance

PJQ5540VC-AU

Product and Packing Information

Part No.	Package Type	Packing Type	Marking
PJQ5540VC-AU	DFN5060X-8L	3K pcs / 13" reel	Q5540VC

Packaging Information & Mounting Pad Layout



PJQ5540VC-AU

Disclaimer

- Reproducing and modifying information of the document is prohibited without permission from Panjit International Inc..
- Panjit International Inc. reserves the rights to make changes of the content herein the document anytime without notification. Please refer to our website for the latest document.
- Panjit International Inc. disclaims any and all liability arising out of the application or use of any product including damages incidentally and consequentially occurred.
- Panjit International Inc. does not assume any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.
- Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. Panjit International Inc. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
- The products shown herein are not designed and authorized for equipments relating to human life and for any applications concerning life-saving or life-sustaining, such as medical instruments, aerospace machinery et cetera. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Panjit International Inc. for any damages resulting from such improper use or sale.
- Since Panjit uses lot number as the tracking base, please provide the lot number for tracking when complaining.